( en | de | ru )

 

Disambiguation of "Siddhartha,"

Author of the publication

copydeleteadd this publication to your clipboard
CaffePresso: an optimized library for deep learning on embedded accelerator-based platforms.

, , , and . CASES, page 14:1-14:10. ACM, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Siddhartha Chattopadhyay

Siddhartha Roy

Siddhartha Kargupta

Siddhartha Schwenzer

Siddhartha Chib

 

Other publications of authors with the same name

A quantum backpropagation multilayer perceptron (QBMLP) for predicting iron adsorption capacity of calcareous soil from aqueous solution., , and . Appl. Soft Comput., (2015)Graph Representational Learning for Internal Audit., , , , , , and . ISWC (Posters/Demos/Industry), volume 3632 of CEUR Workshop Proceedings, CEUR-WS.org, (2023)Variation and failure characterization through pattern classification of test data from multiple test stages., , , , , , and . ITC, page 1-10. IEEE, (2016)CaffePresso: an optimized library for deep learning on embedded accelerator-based platforms., , , and . CASES, page 14:1-14:10. ACM, (2016)Real-time Automatic Modulation Classification using RFSoC., , , , , and . IPDPS Workshops, page 82-89. IEEE, (2020)Fanout decomposition dataflow optimizations for FPGA-based Sparse LU factorization., and . FPT, page 252-255. IEEE, (2014)Dataflow optimized overlays for FPGAs. Nanyang Technological University, Singapore, (2019)eBSP: Managing NoC traffic for BSP workloads on the 16-core Adapteva Epiphany-III processor., and . DATE, page 73-78. IEEE, (2017)Vector FPGA acceleration of 1-D DWT computations using sparse matrix skeletons., , , and . FPL, page 1-4. IEEE, (2016)Demo: Enabling DNN Inference in the Network Data Plane., , , , , , , and . EuroP4@CoNEXT, page 65-68. ACM, (2023)