Author of the publication

An asymmetrical bulk-modified composite MOS transistor with enhanced linearity.

, , , , and . LASCAS, page 49-52. IEEE, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

SoC-FPGA Implementation of a Temperature-Dependent Parameters Estimator for Photovoltaic Generators., , , , and . LASCAS, page 1-4. IEEE, (2020)Design of an IDM-based determinant computing unit for a 130nm low power CMOS ASIC acoustic localization processor., , , and . LASCAS, page 1-4. IEEE, (2015)Triggers for Irrigation Decision-Making in Greenhouse Horticulture using Internet of Things., and . ISCAS, page 1-4. IEEE, (2020)PlasticNet+: Extending Multi-FPGA Interconnect Architecture via Gigabit Transceivers., , , , and . ISCAS, page 1-5. IEEE, (2021)A comparison of low power architectures for digital delay measurement., , , and . ISVLSI, page 498-499. IEEE Computer Society, (2007)Prototyping a Biologically Plausible Neuron Model on a Heterogeneous CPU-FPGA Board., , , , , , and . LASCAS, page 5-8. IEEE, (2019)An Adaptive Cross-Correlation Derivative Algorithm for Ultra-Low Power Time Delay Measurement., , , and . ISCAS, page 4016-4019. IEEE, (2007)RISC-V based sound classifier intended for acoustic surveillance in protected natural environments., , and . LASCAS, page 1-4. IEEE, (2017)An asymmetrical bulk-modified composite MOS transistor with enhanced linearity., , , , and . LASCAS, page 49-52. IEEE, (2019)A Low-Power Integrated Circuit for Interaural Time Delay Estimation Without Delay Lines., , , and . IEEE Trans. Circuits Syst. II Express Briefs, 56-II (7): 575-579 (2009)