( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Comparison between STDP and Gradient-descent Training Processes for Spiking Neural Networks Using MNIST Digits.

, , , и . ICTC, стр. 1732-1734. IEEE, (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Jae Jin Myung

Jae Jin Kim

Jae-Hoon Lee

Jae One Lee

Jae Gyung Lee

 

Другие публикации лиц с тем же именем

Application specific processor for multi-standard video decoding., и . ISOCC, стр. 436-439. IEEE, (2011)User Recognition Based on Human Body Impulse Response: A Feasibility Study., , , , и . IEEE Access, (2020)Flexible Multi-Core Platform for a Multiple-Format Video Decoder., , , , , и . J. Signal Process. Syst., 80 (2): 163-179 (2015)A Diagnosable Network-on-Chip for FPGA Verification of Intellectual Properties., , , и . IEEE Des. Test, 36 (2): 81-87 (2019)84% High efficiency dynamic voltage scaler with nano-second settling time based on charge-pump and BWC-DAC., , и . Microelectron. J., (2018)A New Application-Specific PLD Architecture., и . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 88-A (6): 1425-1433 (2005)New Lookup Tables and Searching Algorithms for Fast H.264/AVC CAVLC Decoding., , и . IEEE Trans. Circuits Syst. Video Techn., 20 (7): 1007-1017 (2010)Strategic Control of 60 GHz Millimeter-Wave High-Speed Wireless Links for Distributed Virtual Reality Platforms., , и . Mob. Inf. Syst., (2017)Bit-level super-systolic array for FIR filter with a FPGA-based bit-serial semi-systolic multiplier., и . FPGA, стр. 249. ACM, (2004)Design of a Reversible PLD Architecture., , и . ARC, том 4419 из Lecture Notes in Computer Science, стр. 85-90. Springer, (2007)