Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

A 40Gb/s multi-data-rate CMOS transceiver chipset with SFI-5 interface for optical transmission systems.

Y. Amamiya, S. Kaeriyama, H. Noguchi, Z. Yamazaki, T. Yamase, K. Hosoya, M. Okamoto, S. Tomari, H. Yamaguchi, H. Shoda, H. Ikeda, S. Tanaka, T. Takahashi, R. Ohhira, A. Noda, K. Hijioka, A. Tanabe, S. Fujita, and N. Kawahara. ISSCC, page 358-359. IEEE, (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Yasushi Shono

Other publications of authors with the same name

120-Gb/s multiplexing and 110-Gb/s demultiplexing ICs.Y. Suzuki, Z. Yamazaki, Y. Amamiya, S. Wada, H. Uchida, C. Kurioka, S. Tanaka, and H. Hida. IEEE J. Solid State Circuits, 39 (12): 2397-2402 (2004)Application of Microwave and Millimeter-Wave Circuit Technologies to InGaP-HBT ICs for 40-Gbps Optical Transmission Systems.K. Hosoya, Y. Suzuki, Y. Amamiya, Z. Yamazaki, M. Mamada, A. Fujihara, M. Kawanaka, S. Tanaka, S. Wada, and H. Hida. IEICE Trans. Electron., 90-C (9): 1685-1694 (2007)RF HBT oscillators with low-phase noise and high-power performance utilizing a (λ/4±δ) open-stubs resonator.K. Hosoya, S. Tanaka, Y. Amamiya, T. Niwa, H. Shimawaki, and K. Honjo. IEEE Trans. Circuits Syst. I Regul. Pap., 53-I (8): 1670-1682 (2006)A 40Gb/s multi-data-rate CMOS transceiver chipset with SFI-5 interface for optical transmission systems.Y. Amamiya, S. Kaeriyama, H. Noguchi, Z. Yamazaki, T. Yamase, K. Hosoya, M. Okamoto, S. Tomari, H. Yamaguchi, H. Shoda and 9 other author(s). ISSCC, page 358-359. IEEE, (2009)Low supply voltage operation of over-40-Gb/s digital ICs based on parallel-current-switching latch circuitry.Y. Amamiya, Z. Yamazaki, Y. Suzuki, M. Mamada, and H. Hida. IEEE J. Solid State Circuits, 40 (10): 2111-2117 (2005)A 40 Gb/s Multi-Data-Rate CMOS Transmitter and Receiver Chipset With SFI-5 Interface for Optical Transmission Systems.S. Kaeriyama, Y. Amamiya, H. Noguchi, Z. Yamazaki, T. Yamase, K. Hosoya, M. Okamoto, S. Tomari, H. Yamaguchi, H. Shoda and 9 other author(s). IEEE J. Solid State Circuits, 44 (12): 3568-3579 (2009)50-GHz-bandwidth baseband amplifiers using GaAs-based HBTs.Y. Suzuki, H. Shimawaki, Y. Amamiya, N. Nagano, T. Niwa, H. Yano, and K. Honjo. IEEE J. Solid State Circuits, 33 (9): 1336-1341 (1998)Proposal for a Highly Reliable In-Vehicle Optical Network: SiPhON (Si-Photonics-Based In-Vehicle Optical Network).H. Tsuda, R. Kubo, T. Furuya, M. Iwase, M. Morimoto, H. Kondo, Y. Amamiya, Y. Nakano, T. Tanemura, M. Murata and 4 other author(s). OECC/PSC, page 1-3. IEEE, (2022)

BibSonomy

Disambiguation of "Amamiya, Yasushi"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

A 40Gb/s multi-data-rate CMOS transceiver chipset with SFI-5 interface for optical transmission systems.

Please choose a person to relate this publication to

Yasushi Shono

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Amamiya, Yasushi"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML A 40Gb/s multi-data-rate CMOS transceiver chipset with SFI-5 interface for optical transmission systems.

Please choose a person to relate this publication to

Yasushi Shono

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

A 40Gb/s multi-data-rate CMOS transceiver chipset with SFI-5 interface for optical transmission systems.