( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Design, Fabrications and Use of Mixed-Signal IC Testability Structures.

, , , , , и . ITC, стр. 489-498. IEEE Computer Society, (1997)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Akira Hayashima

Akira Hori

Akira Satake

Akira Hayashima

Akira Yasui

 

Другие публикации лиц с тем же именем

Feedforward compensation technique for all digital phase locked loop based synthesizers., , и . ISCAS, IEEE, (2006)A Study on Fully Digital Clock Data Recovery Utilizing Time to Digital Converter., , и . IEICE Trans. Electron., 90-C (6): 1311-1314 (2007)Analog IC Technologies for Future Wireless Systems.. IEICE Trans. Electron., 89-C (4): 446-454 (2006)Tunable CMOS Power Amplifiers for Reconfigurable Transceivers., , , и . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 94-A (11): 2394-2401 (2011)A Consideration of Threshold Voltage Mismatch Effects and a Calibration Technique for Current Mirror Circuits., , и . IEICE Trans. Electron., 101-C (4): 224-232 (2018)The Effects of Switch Resistances on Pipelined ADC Performances and the Optimization for the Settling Time., и . IEICE Trans. Electron., 90-C (6): 1165-1171 (2007)RF Variable-Gain Amplifiers and AGC Loops for Digital TV Receivers., , , , , , и . IEICE Trans. Electron., 91-C (6): 854-861 (2008)A Fifth-Order Continuous-Time Delta-Sigma Modulator With Single-Opamp Resonator., , , , , и . IEEE J. Solid State Circuits, 45 (4): 697-706 (2010)A 3.6 GHz Low-Noise Fractional-N Digital PLL Using SAR-ADC-Based TDC., , , и . IEEE J. Solid State Circuits, 51 (10): 2345-2356 (2016)A Compact, Low-Power and Low-Jitter Dual-Loop Injection Locked PLL Using All-Digital PVT Calibration., , , , , и . IEEE J. Solid State Circuits, 49 (1): 50-60 (2014)