Author of the publication

Optimal and Heuristic Approaches to Modulo Scheduling With Rational Initiation Intervals in Hardware Synthesis.

, , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 41 (3): 614-627 (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Persistency semantics of the Intel-x86 architecture., , , and . Proc. ACM Program. Lang., 4 (POPL): 11:1-11:31 (2020)View-Based Owicki-Gries Reasoning for Persistent x86-TSO., , , , and . ESOP, volume 13240 of Lecture Notes in Computer Science, page 234-261. Springer, (2022)ARCHITECT: Arbitrary-precision Hardware with Digit Elision for Efficient Iterative Compute., , , and . CoRR, (2019)DASS: Combining Dynamic & Static Scheduling in High-Level Synthesis., , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 41 (3): 628-641 (2022)Resource Sharing for Verified High-Level Synthesis., , and . FCCM, page 1-6. IEEE, (2022)Modulo Scheduling with Rational Initiation Intervals in Custom Hardware Design., , , and . ASP-DAC, page 568-573. IEEE, (2020)Precise Pointer Analysis in High-Level Synthesis., , and . FPL, page 220-224. IEEE, (2020)Efficient Memory Arbitration in High-Level Synthesis From Multi-Threaded Code., , , , , and . IEEE Trans. Computers, 71 (4): 933-946 (2022)Balancing Static Islands in Dynamically Scheduled Circuits Using Continuous Petri Nets., , , and . IEEE Trans. Computers, 72 (11): 3300-3313 (November 2023)Global Analysis of C Concurrency in High-Level Synthesis., , and . IEEE Trans. Very Large Scale Integr. Syst., 29 (1): 24-37 (2021)