( en | de | ru )

 

Disambiguation of "Mahapatra, Nihar R."

Author of the publication

copydeleteadd this publication to your clipboard
Deep Learning for Spatiotemporal Modeling of Illegal, Unreported, and Unregulated Fishing Events.

, and . CSCI, page 423-425. IEEE, (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Lakshman Mahapatra

Suddhasatta Mahapatra

Nihar Jangle

Subhashree Mahapatra

Nihar Ranjan Kundu

 

Other publications of authors with the same name

Scalable Global and Local Hashing Strategies for Duplicate Pruning in Parallel A* Graph Search., and . IEEE Trans. Parallel Distributed Syst., 8 (7): 738-756 (1997)An efficient error-masking technique for improving the soft-error robustness of static CMOS circuits., and . SoCC, page 227-230. IEEE, (2004)Node-Covering, Error-Correcting Codes and Multiprocessors with Very High Average Fault Tolerance., and . IEEE Trans. Computers, 46 (9): 997-1015 (1997)Adaptive Quality Equalizing: High-performance load balancing for parallel branch-and-bound across applications and computing systems., and . Parallel Comput., 30 (5-6): 867-881 (2004)Ethical Considerations in AI-Based Recruitment., and . ISTAS, page 1-7. IEEE, (2019)Partitioned reuse cache for energy-efficient soft-error protection of functional units., and . SoCC, page 17-20. IEEE, (2008)A Comparative Assessment of Predictive Accuracies of Conventional and Machine Learning Scoring Functions for Protein-Ligand Binding Affinity Prediction., and . IEEE ACM Trans. Comput. Biol. Bioinform., 12 (2): 335-347 (2015)Accurate Energy Dissipation and Thermal Modeling for Nanometer-Scale Buses., and . HPCA, page 51-60. IEEE Computer Society, (2005)Fast, Performance-Optimized Partial Match Address Compression for Low-Latency On-Chip Address Buses., , and . ICCD, page 17-24. IEEE, (2006)A Study of Hardware Techniques That Dynamically Exploit Frequent Operands to Reduce Power Consumption in Integer Function Units., and . ICCD, page 426-. IEEE Computer Society, (2003)