Author of the publication

A high-efficiency strongly self-checking asynchronous datapath.

, , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 23 (10): 1484-1494 (2004)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Quadrature sampling schemes with improved image rejection., , , and . IEEE Trans. Circuits Syst. II Express Briefs, 50 (9): 641-648 (2003)A High-Linearity Capacitance-to-Digital Converter Suppressing Charge Errors From Bottom-Plate Switches., , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 61-I (7): 1928-1941 (2014)Correction to Ä 0.5-V 74-dB SNDR 25-kHz Continuous-Time Delta-Sigma Modulator With a Return-to-Open DAC"., , and . IEEE J. Solid State Circuits, 42 (10): 2315 (2007)Author's Response., , and . IEEE J. Solid State Circuits, 42 (10): 2315 (2007)A Low-Power CMOS Front-End for Photoplethysmographic Signal Acquisition With Robust DC Photocurrent Rejection., , , and . IEEE Trans. Biomed. Circuits Syst., 2 (4): 280-288 (2008)A low-latency asynchronous shift register., , , and . IEEE Trans. Circuits Syst. II Express Briefs, 51-II (5): 217-221 (2004)Power-Efficient VLSI Realization of a Complex FSM for H.264/AVC Bitstream Parsing., , , and . IEEE Trans. Circuits Syst. II Express Briefs, 54-II (11): 984-988 (2007)Novel overshoot cancellation in comparator-based pipelined ADC., and . ISCAS, page 806-809. IEEE, (2012)A quadrature sampling scheme with improved image rejection for complex-IF receivers., , and . ISCAS (1), page 45-48. IEEE, (2001)An SAR ADC Switching Scheme With MSB Prediction for a Wide Input Range and Reduced Reference Voltage., and . IEEE Trans. Very Large Scale Integr. Syst., 26 (12): 2863-2872 (2018)