( en | de | ru )

 

Disambiguation of "Chakrabarti, Indrajit"

Author of the publication

copydeleteadd this publication to your clipboard
Low-Delay Parallel Architecture for Fractal Image Compression.

, , and . CSSP, 35 (3): 897-917 (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Indrajit Bhattacharya

Chaitali Chakrabarti

Subhadip Chakrabarti

Gopa Chakrabarti

Romon Chakrabarti

 

Other publications of authors with the same name

VLSI design of fast fractal image encoder., , and . VDAT, page 1-2. IEEE, (2014)Low-Delay Parallel Architecture for Fractal Image Compression., , and . CSSP, 35 (3): 897-917 (2016)VLSI Friendly Framework for Scalable Video Coding based on Compressed Sensing., , , and . CoRR, (2016)Real-time digitized neural-spike storage scheme in multiple channels for biomedical applications., , and . APSIPA, page 1430-1435. IEEE, (2017)Intelligent Wireless Sensor Nodes for Human Footstep Sound Classification for Security Application., , , , and . CoRR, (2019)Efficient VLSI design of adaptive rood pattern search algorithm for motion estimation of high definition videos., , , , and . Microprocess. Microsystems, (2016)Efficient VLSI design of CAVLC decoder of H.264 for HD videos., , , , and . ISED, page 1-4. IEEE, (2017)Improved single channel phase-aware speech enhancement technique for low signal-to-noise ratio signal., , and . IET Signal Process., 10 (6): 641-650 (2016)An Efficient Constant Multiplier Architecture Based on Vertical-Horizontal Binary Common Sub-expression Elimination Algorithm for Reconfigurable FIR Filter Synthesis., , and . IEEE Trans. Circuits Syst. I Regul. Pap., 62-I (4): 1071-1080 (2015)A Computationally Efficient Reconfigurable Constant Multiplication Architecture Based on CSD Decoded Vertical-Horizontal Common Sub-Expression Elimination Algorithm., , and . IEEE Trans. Circuits Syst. I Regul. Pap., 65-I (1): 130-140 (2018)