( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Integrating BIST Techniques for On-Line SoC Testing.

, , , , , и . IOLTS, стр. 235-240. IEEE Computer Society, (2005)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Maurizio Podda

Maurizio Venturini

Maurizio Zanazzi

Maurizio Serva

Maurizio Podda

 

Другие публикации лиц с тем же именем

Mixed public and secret-key cryptography for wireless sensor networks., , и . ICMU, стр. 1-6. IEEE, (2017)Initializability analysis of synchronous sequential circuits., , , , и . ACM Trans. Design Autom. Electr. Syst., 7 (2): 249-264 (2002)Hierarchical Key Negotiation Technique for Transitory Master Key Schemes in Wireless Sensor Networks., , и . BWCCA, стр. 151-157. IEEE, (2013)A new BIST architecture for low power circuits., , , и . ETW, стр. 160-164. IEEE Computer Society, (1999)Random key pre-distribution with transitory master key for wireless sensor networks., , и . StudentWorkshop@CoNEXT, стр. 27-28. ACM, (2009)A portable ATPG tool for parallel and distributed systems., , , , и . VTS, стр. 29-34. IEEE Computer Society, (1995)A Test Pattern Generation Methodology for Low-Power Consumption., , , и . VTS, стр. 453-459. IEEE Computer Society, (1998)A New Functional Fault Model for FPGA Application-Oriented Testing., , и . DFT, стр. 372-380. IEEE Computer Society, (2002)Using Infrastructure IPs to Support SW-Based Self-Test of Processor Cores., , и . MTV, стр. 22-27. IEEE Computer Society, (2004)An Integrated Approach for Increasing the Soft-Error Detection Capabilities in SoCs processors., , , , и . DFT, стр. 445-453. IEEE Computer Society, (2005)