Author of the publication

A High-Level Signal Integrity Fault Model and Test Methodology for Long On-Chip Interconnections.

, , , and . VTS, page 152-157. IEEE Computer Society, (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A New Built-in Self Test Scheme for Phase-Locked Loops Using Internal Digital Signals., , , and . IEICE Trans. Electron., 91-C (10): 1713-1716 (2008)Interleaving Test Algorithm for Subthreshold Leakage-Current Defects in DRAM Considering the Equal Bit Line Stress., , , , and . IEEE Trans. Very Large Scale Integr. Syst., 22 (4): 803-812 (2014)A Delay Test Architecture for TSV With Resistive Open Defects in 3-D Stacked Memories., , , and . IEEE Trans. Very Large Scale Integr. Syst., 22 (11): 2380-2387 (2014)Broadcast scan compression based on deterministic pattern generation algorithm., , , and . ISQED, page 449-453. IEEE, (2017)Path search engine for fast optimal path search using efficient hardware architecture., , , and . ISOCC, page 96-99. IEEE, (2011)A Novel Massively Parallel Testing Method Using Multi-Root for High Reliability., , and . IEEE Trans. Reliab., 64 (1): 486-496 (2015)A Memory-Efficient Pattern Matching with Hardware-Based Bit-Split String Matchers for Deep Packet Inspection., , , , and . IEICE Trans. Commun., 93-B (2): 396-398 (2010)Enhanced Postbond Test Architecture for Bridge Defects Between the TSVs., , and . IEEE Trans. Very Large Scale Integr. Syst., 29 (6): 1164-1177 (2021)Test-Friendly Data-Selectable Self-Gating (DSSG)., , and . IEEE Trans. Very Large Scale Integr. Syst., 27 (8): 1972-1976 (2019)Reconfigurable Scan Architecture for High Diagnostic Resolution., , and . IEEE Access, (2021)