Author of the publication

A High-Level Signal Integrity Fault Model and Test Methodology for Long On-Chip Interconnections.

, , , and . VTS, page 152-157. IEEE Computer Society, (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A New Wafer Level Latent Defect Screening Methodology for Highly Reliable DRAM Using a Response Surface Method., , , , , , , , , and 2 other author(s). ITC, page 1-10. IEEE Computer Society, (2008)An Efficient Dictionary Organization for Maximum Diagnosis., , , and . J. Electron. Test., 22 (1): 37-48 (2006)RAIN (RAndom Insertion) Scheduling Algorithm for SoC Test., , , , and . Asian Test Symposium, page 242-247. IEEE Computer Society, (2004)An Effective Power Reduction Methodology for Deterministic BIST Using Auxiliary LFSR., , , and . J. Electron. Test., 24 (6): 591-595 (2008)MICRO: a new hybrid test data compression/decompression scheme., , , and . IEEE Trans. Very Large Scale Integr. Syst., 14 (6): 649-654 (2006)XPDF-ATPG: An Efficient Test Pattern Generation for Crosstalk-Induced Faults., , , , and . ATS, page 83-88. IEEE Computer Society, (2008)DiSC: A New Diagnosis Method for Multiple Scan Chain Failures., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 29 (12): 2051-2055 (2010)MDSI: Signal Integrity Interconnect Fault Modeling and Testing for SoCs., , and . J. Electron. Test., 23 (4): 357-362 (2007)A new low energy BIST using a statistical code., , and . ASP-DAC, page 647-652. IEEE, (2008)A New Maximal Diagnosis Algorithm for Bus-structured Systems., , , , and . ITC, page 349-357. IEEE Computer Society, (2003)