( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A Synthesizable Digital Low-Dropout Regulator Based on Voltage-to-Time Conversion.

, , , и . VLSI-SoC, стр. 55-58. IEEE, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Toru Nomura

Toru Matsuyama

Toru Kashima

Richard Heinrich Torunsky

Ahmet Refah Torun

 

Другие публикации лиц с тем же именем

Fully automated PLL compiler generating final GDS from specification., и . ISQED, стр. 437-442. IEEE, (2016)All-digital PMOS and NMOS process variability monitor utilizing buffer ring with pulse counter., , , , и . ASP-DAC, стр. 79-80. IEEE, (2011)A Synthesizable Digital Low-Dropout Regulator Based on Voltage-to-Time Conversion., , , и . VLSI-SoC, стр. 55-58. IEEE, (2018)Feedforward Active Substrate Noise Cancelling Based on di/dt of Power Supply., , и . IEICE Trans. Electron., 89-C (3): 364-369 (2006)A Gate Delay Mismatch Tolerant Time-Mode Analog Accumulator Using a Delay Line Ring., , , и . IEICE Trans. Electron., 100-C (9): 736-745 (2017)Autonomous di/dt Control of Power Supply for Margin Aware Operation., , и . IEICE Trans. Electron., 89-C (11): 1689-1694 (2006)Cascaded Time Difference Amplifier with Differential Logic Delay Cell., , , , и . IEICE Trans. Electron., 94-C (4): 654-662 (2011)All-Digital On-Chip Monitor for PMOS and NMOS Process Variability Utilizing Buffer Ring with Pulse Counter., , , , и . IEICE Trans. Electron., 94-C (4): 487-494 (2011)One week TAT of 0.8μm CMOS gate array with analog elements for educational exercise., , , и . EWME, стр. 1-3. IEEE, (2016)Spatial resolution improvement for point light source detection in scintillator cube using SPAD array with multi pinholes., , , , и . IEICE Electron. Express, 16 (19): 20190390 (2019)