( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Partial Reconfiguration for Design Optimization.

, , и . FPL, стр. 328-334. IEEE, (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

James C Cornette

James C Russell

Rudolf Hoé

Michael James

Audrein James

 

Другие публикации лиц с тем же именем

Time-Shared Execution of Realtime Streaming Pipelines by Dynamic Partial Reconfiguration., и . CoRR, (2018)SimFlex: a fast, accurate, flexible full-system simulation framework for performance evaluation of server architecture., , , , , , , , и . SIGMETRICS Perform. Evaluation Rev., 31 (4): 31-34 (2004)Exploiting the Common Case When Accelerating Input-Dependent Stream Processing by FPGA., , , , , и . IEEE Trans. Computers, 72 (5): 1343-1355 (мая 2023)A Roadmap for Enabling a Future-Proof In-Network Computing Data Plane Ecosystem., , , , , , , , , и . CoRR, (2021)A Service-Oriented Memory Architecture for FPGA Computing., и . FPL, стр. 91-97. IEEE, (2020)Operation-centric hardware description and synthesis.. Massachusetts Institute of Technology, Cambridge, MA, USA, (2000)ndltd.org (oai:dspace.mit.edu:1721.1/86439).Dual use of superscalar datapath for transient-fault detection and recovery., , и . MICRO, стр. 214-224. ACM/IEEE Computer Society, (2001)Fast bilateral filtering by adapting block size., , , , и . ICIP, стр. 3281-3284. IEEE, (2010)Synthesis of Operation-Centric Hardware Descriptions., и . ICCAD, стр. 511-518. IEEE Computer Society, (2000)Time-Shared Execution of Realtime Computer Vision Pipelines by Dynamic Partial Reconfiguration., и . FPL, стр. 230-234. IEEE Computer Society, (2018)