( en | de | ru )

 

Disambiguation of "Nguyen, Marie"

Author of the publication

copydeleteadd this publication to your clipboard
Time-Shared Execution of Realtime Streaming Pipelines by Dynamic Partial Reconfiguration.

, and . CoRR, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Nguyen-Nguyen Nguyen

Nguyen Nguyen

Martin Marienburg

Karl-Heinz Marien

Rainer Marien

 

Other publications of authors with the same name

Partial Reconfiguration for Design Optimization., , and . FPL, page 328-334. IEEE, (2020)OmniCache: Collaborative Caching for Near-storage Accelerators., , , , and . FAST, page 35-50. USENIX Association, (2024)Dynamically Managing FPGAs for Efficient Computing.. Carnegie Mellon University, USA, (2020)Amorphous Dynamic Partial Reconfiguration with Flexible Boundaries to Remove Fragmentation., and . CoRR, (2017)GraphGen: An FPGA Framework for Vertex-Centric Graph Computation., , , , , , , and . FCCM, page 25-28. IEEE Computer Society, (2014)Quantifying the Benefits of Dynamic Partial Reconfiguration for Embedded Vision Applications., , , and . FPL, page 129-135. IEEE, (2019)Time-Shared Execution of Realtime Streaming Pipelines by Dynamic Partial Reconfiguration., and . CoRR, (2018)Time-Shared Execution of Realtime Computer Vision Pipelines by Dynamic Partial Reconfiguration., and . FPL, page 230-234. IEEE Computer Society, (2018)An internally non-linear ADC for a ΣΔ accelerometer loop., , , , , and . ISCAS, page 2155-2158. IEEE, (2010)A 300Hz 19b DR capacitive accelerometer based on a versatile front end in a 5th-order ΔΣ loop., , , , , , and . ESSCIRC, page 288-291. IEEE, (2009)