( en | de | ru )

 

Disambiguation of "Wong, Martin D. F."

Author of the publication

copydeleteadd this publication to your clipboard
A fast simultaneous input vector generation and gate replacement algorithm for leakage power reduction.

, , and . ACM Trans. Design Autom. Electr. Syst., 13 (2): 34:1-34:15 (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Alexander D F Lahmann

Blaise F D Bourgeois

Walter Wong

Martin F Almstetter

Martin F Polaschek

 

Other publications of authors with the same name

Simultaneous Buffer-sizing and Wire-sizing for Clock Trees Based on Lagrangian Relaxation., , , and . VLSI Design, 15 (3): 587-594 (2002)Simultaneous Escape-Routing Algorithms for Via Minimization of High-Speed Boards., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 27 (1): 84-95 (2008)Minimum replication min-cut partitioning., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 16 (10): 1221-1227 (1997)A GPU-Accelerated Framework for Path-Based Timing Analysis., , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 42 (11): 4219-4232 (November 2023)Network-flow-based multiway partitioning with area and pin constraints., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 17 (1): 50-59 (1998)Slicing floorplans with range constraint., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 19 (2): 272-278 (2000)Simultaneous power supply planning and noise avoidance in floorplan design., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 24 (4): 578-587 (2005)On over-the-cell channel routing with cell orientations consideration., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 14 (6): 766-772 (1995)A polynomial time-optimal diode insertion/routing algorithm for fixing antenna problem IC layout., , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 23 (1): 141-147 (2004)An ECO routing algorithm for eliminating coupling-capacitance violations., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 25 (9): 1754-1762 (2006)