Author of the publication

Tolerating the Consequences of Multiple EM-Induced C4 Bump Failures.

, , , , and . IEEE Trans. Very Large Scale Integr. Syst., 24 (6): 2335-2344 (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

MTTF Enhancement Power-C4 Bump Placement Optimization., , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 27 (7): 1633-1639 (2019)Guest Editors' Introduction: Power-Aware Computing., and . Computer, 36 (12): 35-38 (2003)Agile-AES: Implementation of configurable AES primitive with agile design approach., , , , , and . Integr., (2022)Near-Memory Data Services., , , , , , , , , and 1 other author(s). IEEE Micro, 36 (1): 6-13 (2016)Accelerating Weeder: A DNA Motif Search Tool Using the Micron Automata Processor and FPGA., , , and . IEICE Trans. Inf. Syst., 100-D (10): 2470-2477 (2017)Dynamic Voltage Scaling in Multitier Web Servers with End-to-End Delay Control., , , and . IEEE Trans. Computers, 56 (4): 444-458 (2007)Hierarchical Pattern Mining with the Automata Processor., , and . Int. J. Parallel Program., 46 (2): 376-411 (2018)Reco-Pi: A reconfigurable Cryptoprocessor for π-Cipher., , , and . J. Parallel Distributed Comput., (2019)Editorial: Letter from the Editor-in-Chief.. IEEE Comput. Archit. Lett., 10 (1): 1-3 (2011)Introducing the New Editor-in-Chief of the IEEE Computer Architecture Letters.. IEEE Comput. Archit. Lett., 12 (1): 1 (2013)