Author of the publication

A 10-bit, 40-MS/s, 1.21 mW Pipelined SAR ADC Using Single-Ended 1.5-bit/cycle Conversion Technique.

, , and . IEEE J. Solid State Circuits, 46 (6): 1360-1370 (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Low-Power Design of High-Speed A/D Converters., , , , and . IEICE Trans. Electron., 88-C (4): 468-478 (2005)A 3-GS/s 5-bit Flash ADC with wideband input buffer amplifier., , , and . VLSI-DAT, page 1-4. IEEE, (2013)A 1V 10b 125MSample/s A/D Converter Using Cascade Amp-Sharing and Capacitance Coupling Techniues., , and . ISCAS, page 1031-1034. IEEE, (2006)20.4 A fully integrated single-chip 60GHz CMOS transceiver with scalable power consumption for proximity wireless communication., , , , , , , , , and 10 other author(s). ISSCC, page 348-349. IEEE, (2014)Neuromorphic model of hippocampus place cells using an oscillatory interference technique for hardware implementation., , , , and . Neuromorph. Comput. Eng., 2 (4): 44013 (December 2022)A High-Speed CMOS Image Sensor with On-chip Parallel Image Compression Circuits., , , and . CICC, page 833-836. IEEE, (2007)A power supply noise cancellation scheme for a 2.24-GHz 6-bit current-steering DAC., , , and . ISCAS, page 1151-1154. IEEE, (2014)A 0.06mm2 8.9b ENOB 40MS/s pipelined SAR ADC in 65nm CMOS., , and . ISSCC, page 382-383. IEEE, (2010)Simultaneous Compensation of RC Mismatch and Clock Skew in Time-Interleaved S/H Circuits., , and . IEICE Trans. Electron., 89-C (6): 710-716 (2006)A Wide Bandwidth Analog Baseband Circuit for 60-GHz Proximity Wireless Communication Receiver in 65-nm CMOS., , , , , , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 98-A (2): 492-499 (2015)