( en | de | ru )

 

Disambiguation of "Kim, Chris H."

Author of the publication

copydeleteadd this publication to your clipboard
GeNVoM: Read Mapping Near Non-Volatile Memory.

, , , , , and . IEEE ACM Trans. Comput. Biol. Bioinform., 19 (6): 3482-3496 (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Nam-h Kim

Nam-h Kim

Chris H J F Eigkemans

Ki-h ng Kim

Ch ng-h Kim

 

Other publications of authors with the same name

A logic-compatible embedded flash memory featuring a multi-story high voltage switch and a selective refresh scheme., , and . VLSIC, page 130-131. IEEE, (2012)Fault-tolerant ripple-carry binary adder using partial triple modular redundancy (PTMR)., , and . ISCAS, page 41-44. IEEE, (2015)A multi-story power delivery technique for 3D integrated circuits., , , and . ISLPED, page 57-62. ACM, (2008)A 2.1 pJ/bit, 8 Gb/s Ultra-Low Power In-Package Serial Link Featuring a Time-based Front-end and a Digital Equalizer., , , and . A-SSCC, page 187-190. IEEE, (2018)A Probabilistic Compute Fabric Based on Coupled Ring Oscillators for Solving Combinatorial Optimization Problems., , , and . IEEE J. Solid State Circuits, 56 (9): 2870-2880 (2021)Circuit Design and Modeling Techniques for Enhancing the Clock-Data Compensation Effect Under Resonant Supply Noise., , and . IEEE J. Solid State Circuits, 45 (10): 2130-2141 (2010)A Time-Based Intra-Memory Computing Graph Processor Featuring A* Wavefront Expansion and 2-D Gradient Control., , and . IEEE J. Solid State Circuits, 56 (7): 2281-2290 (2021)Leakage Power Analysis and Reduction for Nanoscale Circuits., , , , and . IEEE Micro, 26 (2): 68-80 (2006)A 0.4-1.6GHz spur-free bang-bang digital PLL in 65nm with a D-flip-flop based frequency subtractor circuit., , and . VLSIC, page 140-. IEEE, (2015)A multi-phase VCO quantizer based adaptive digital LDO in 65nm CMOS technology., and . ISCAS, page 1-4. IEEE, (2017)