Author of the publication

Exploiting CMOS reverse interconnect scaling in multigigahertz amplifier and oscillator design.

, , , , , and . IEEE J. Solid State Circuits, 36 (10): 1480-1488 (2001)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A 160-MHz, 32-b, 0.5-W CMOS RISC Microprocessor., , , , , , , , , and 9 other author(s). Digit. Tech. J., (1997)Online Sparse Subspace Clustering., , and . DSW, page 248-252. IEEE, (2019)Memory capacity of two layer neural networks with smooth activations., and . CoRR, (2023)A 160-MHz, 32-b, 0.5-W CMOS RISC microprocessor., , , , , , , , , and 9 other author(s). IEEE J. Solid State Circuits, 31 (11): 1703-1714 (1996)Online Stochastic Gradient Methods Under Sub-Weibull Noise and the Polyak-Łojasiewicz Condition., , and . CDC, page 3499-3506. IEEE, (2022)Optimization and Learning with Information Streams: Time-varying Algorithms and Applications., , , and . CoRR, (2019)A Heterogeneous 3D-IC Consisting of Two 28 nm FPGA Die and 32 Reconfigurable High-Performance Data Converters., , , , , , , , , and 5 other author(s). IEEE J. Solid State Circuits, 50 (1): 258-269 (2015)Bounds for the Tracking Error of First-Order Online Optimization Methods., , and . J. Optim. Theory Appl., 189 (2): 437-457 (2021)Exploiting CMOS reverse interconnect scaling in multigigahertz amplifier and oscillator design., , , , , and . IEEE J. Solid State Circuits, 36 (10): 1480-1488 (2001)Heterogeneous 3-d stacking, can we have the best of both (technology) worlds?. ISPD, page 1-2. ACM, (2013)