From post

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

 

Другие публикации лиц с тем же именем

A 0.5-V 2.5-GHz high-gain low-power regenerative amplifier based on Colpitts oscillator topology in 65-nm CMOS., , , , , и . APCCAS, стр. 340-343. IEEE, (2014)An 8.865-GHz -244dB-FOM high-frequency piezoelectric resonator-based cascaded fractional-N PLL with sub-ppb-order channel adjusting technique., , , , , , , , , и 3 other автор(ы). VLSI Circuits, стр. 1-2. IEEE, (2016)An 8.865-GHz -244dB-FOM high-frequency piezoelectric resonator-based cascaded fractional-N PLL with sub-ppb-order channel adjusting technique., , , , , , , , , и 3 other автор(ы). VLSI Circuits, стр. 1-2. IEEE, (2016)Estimation of energy self-sufficiency rate by EMS simulation using SPICE., , , , и . ICTC, стр. 72-75. IEEE, (2017)Simulation and evaluation of PV power generation for energy management system using SPICE., , , и . ICTC, стр. 74-77. IEEE, (2016)A dynamic reconfigurable RF circuit architecture., , , и . ASP-DAC, стр. 683-686. ACM Press, (2005)A 950μW 5.5-GHz low voltage PLL with digitally-calibrated ILFD and linearized varactor., , , , , и . ASP-DAC, стр. 23-24. IEEE, (2014)A 0.5-V 5.8-GHz low-power asymmetrical QPSK/OOK transceiver for wireless sensor network., , , , , , , , , и . ASP-DAC, стр. 40-41. IEEE, (2015)A Ring-VCO-Based Injection-Locked Frequency Multiplier with Novel Pulse Generation Technique in 65 nm CMOS., , , , , , , и . IEICE Trans. Electron., 95-C (10): 1589-1597 (2012)A Sub-1mW Class-C-VCO-Based Low Voltage PLL with Ultra-Low-Power Digitally-Calibrated ILFD in 65nm CMOS., , , , , и . IEICE Trans. Electron., 97-C (6): 495-504 (2014)