( en | de | ru )

 

Disambiguation of "Cockburn, Bruce F."

Author of the publication

copydeleteadd this publication to your clipboard
A true random number generator based on parallel STT-MTJs.

, , , , , and . DATE, page 606-609. IEEE, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

William Cockburn

Wallace Kwesi Bruce-Tamakloe

Cecil Bruce-Boye

Beate Maria Bruce-Micah

Annette Bruce

 

Other publications of authors with the same name

A Hardware-Efficient Logarithmic Multiplier with Improved Accuracy., , and . DATE, page 928-931. IEEE, (2019)A novel gate grading approach for soft error tolerance in combinational circuits., , , and . CCECE, page 1-4. IEEE, (2016)Design and evaluation of stochastic FIR filters., , , and . PACRIM, page 407-412. IEEE, (2015)Efficient architectures for 1-D and 2-D lifting-based wavelet transforms., , and . IEEE Trans. Signal Process., 52 (5): 1315-1326 (2004)Fault Modeling and Pattern-Sensitivity Testing for a Multilevel DRAM., , , , and . MTDT, page 117-122. IEEE Computer Society, (2002)An Investigation into Crosstalk Noise in DRAM Structures., , and . MTDT, page 123-. IEEE Computer Society, (2002)Stochastic circuit design and performance evaluation of vector quantization., , , and . ASAP, page 111-115. IEEE Computer Society, (2015)Near-optimal and efficient MIMO detectors for 64-QAM symbols., and . CCECE, page 1-6. IEEE, (2010)A Logarithmic Floating-Point Multiplier for the Efficient Training of Neural Networks., , , , , and . ACM Great Lakes Symposium on VLSI, page 65-70. ACM, (2021)Design and Evaluation of an FPGA-based Hardware Accelerator for Deflate Data Decompression., , and . CCECE, page 1-6. IEEE, (2019)