( en | de | ru )

 

Disambiguation of "Takagi, Kazuyoshi"

Author of the publication

copydeleteadd this publication to your clipboard
A transduction-based framework to synthesize RSFQ circuits.

, , , , and . ASP-DAC, page 266-272. IEEE, (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Tsuyoshi Takagi

Mariko Takagi

 

Other publications of authors with the same name

mROS: A Lightweight Runtime Environment for Robot Software Components onto Embedded Devices., , , and . HEART, page 7:1-7:6. ACM, (2019)VLSI CAD Education and Exercise Course with Public Domain Tools., , , and . MSE, page 111-112. IEEE Computer Society, (2007)mROS: A Lightweight Runtime Environment of ROS 1 nodes for Embedded Devices., , , and . J. Inf. Process., (2020)A Hardware Algorithm for Integer Division., , and . IEEE Symposium on Computer Arithmetic, page 140-146. IEEE Computer Society, (2005)An Allocation Optimization Method for Partially-reliable Scratch-pad Memory in Embedded Systems., , , and . Inf. Media Technol., 10 (3): 420-424 (2015)A Hardware Algorithm for Integer Division Using the SD2 Representation., , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 89-A (10): 2874-2881 (2006)Design and High-Speed Demonstration of Single-Flux-Quantum Bit-Serial Floating-Point Multipliers Using a 10kA/cm2 Nb Process., , , , , , and . IEICE Trans. Electron., 97-C (3): 188-193 (2014)An application specific Java processor with reconfigurabilities., , , , and . ASP-DAC, page 25-26. ACM, (2000)Waiting false path analysis of sequential logic circuits for performance optimization., , , and . ICCAD, page 392-395. ACM / IEEE Computer Society, (1998)A transduction-based framework to synthesize RSFQ circuits., , , , and . ASP-DAC, page 266-272. IEEE, (2006)