( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Clear: cross-layer exploration for architecting resilience combining hardware and software techniques to tolerate soft errors in processor cores.

, , , , , , , , , , и . DAC, стр. 68:1-68:6. ACM, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Mircea R ducanu

Mircea R ducanu

Constantin Stan

Cornel Stan

Johann Stan

 

Другие публикации лиц с тем же именем

Stacking SRAM banks for ultra low power standby mode operation., , и . DAC, стр. 699-704. ACM, (2010)Walking Pads: Managing C4 Placement for Transient Voltage Noise Minimization., , , , и . DAC, стр. 126:1-126:6. ACM, (2014)A post-silicon hold time closure technique using data-path tunable-buffers for variation-tolerance in sub-threshold designs., , , , и . ISQED, стр. 341-346. IEEE, (2018)Graphene Devices, Interconnect and Circuits - Challenges and Opportunities., , , и . ISCAS, стр. 69-72. IEEE, (2009)Temperature-Aware Microarchitecture., , , , , и . ISCA, стр. 2-13. IEEE Computer Society, (2003)Dual-Data Rate Transpose-Memory Architecture Improves the Performance, Power and Area of Signal-Processing Systems., , , , и . J. Signal Process. Syst., 88 (2): 167-184 (2017)Non-Manhattan maze routing., , и . SBCCI, стр. 260-265. ACM, (2004)Improving SRAM Vmin and yield by using variation-aware BTI stress., , , , , и . CICC, стр. 1-4. IEEE, (2010)FlashPower: A detailed power model for NAND flash memory., , и . DATE, стр. 502-507. IEEE Computer Society, (2010)A Case for Thermal-Aware Floorplanning at the Microarchitectural Level., , , и . J. Instruction-Level Parallelism, (2005)