Author of the publication

Low-Power and testable circuit synthesis using Shannon decomposition.

, , and . ACM Trans. Design Autom. Electr. Syst., 12 (4): 47 (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Internet of Things security: Are we paranoid enough?. ICCE, page 1. IEEE, (2018)Self-Healing Design in Deep Scaled CMOS Technologies., , , , and . Journal of Circuits, Systems, and Computers, (2012)Modeling and Analysis of Loading Effect in Leakage of Nano-Scaled Bulk-CMOS Logic Circuits, , and . CoRR, (2007)ENFIRE: An Energy-efficient Fine-grained Spatio-temporal Reconfigurable Computing Fabric (Abstact Only)., , , and . FPGA, page 275. ACM, (2016)Hardware trojan attacks in FPGA devices: threat analysis and effective counter measures., , , and . ACM Great Lakes Symposium on VLSI, page 287-292. ACM, (2014)A study of asynchronous design methodology for robust CMOS-nano hybrid system design., and . JETC, 5 (3): 12:1-12:22 (2009)Statistical Modeling of Pipeline Delay and Design of Pipeline under Process Variation to Enhance Yield in sub-100nm Technologies, , , , and . CoRR, (2007)Runtime Integrity Verification in Cyber-physical Systems using Side-Channel Fingerprint., , , and . ICCE, page 1-6. IEEE, (2019)Novel Low-Overhead Operand Isolation Techniques for Low-Power Datapath Synthesis., , , , and . IEEE Trans. Very Large Scale Integr. Syst., 14 (9): 1034-1039 (2006)Efficient testing of SRAM with optimized march sequences and a novel DFT technique for emerging failures due to process variations., , , and . IEEE Trans. Very Large Scale Integr. Syst., 13 (11): 1286-1295 (2005)