Author of the publication

Effective file data-block placement for different types of page cache on hybrid main memory architectures.

, , , , and . Des. Autom. Embed. Syst., 17 (3-4): 485-506 (2013)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Zhuge, Qingfeng
add a person with the name Zhuge, Qingfeng
 

Other publications of authors with the same name

Efficient task assignment and scheduling for MPSoC DSPS with VS-SPM considering concurrent accesses through data allocation., , , , and . ICASSP, page 2615-2619. IEEE, (2013)User Experience Enhanced Task Scheduling and Processor Frequency Scaling for Energy-Sensitive Mobile Devices., , , , , , , and . HPCC/CSS/ICESS, page 941-944. IEEE, (2015)Realistic Task Parallelization of the H.264 Decoding Algorithm for Multiprocessors., , , , , , , , , and . HPCC/CSS/ICESS, page 871-874. IEEE, (2015)Towards the design of efficient hash-based indexing scheme for growing databases on non-volatile memory., , , , , and . Future Gener. Comput. Syst., (2020)Algorithms for Optimally Arranging Multicore Memory Structures., , , , and . EURASIP J. Embed. Syst., (2010)Management and optimization for nonvolatile memory-based hybrid scratchpad memory on multicore embedded processors., , , , and . ACM Trans. Embed. Comput. Syst., 13 (4): 79:1-79:25 (2014)Data Placement and Duplication for Embedded Multicore Systems With Scratch Pad Memory., , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 32 (6): 809-817 (2013)Application-Specific Wear Leveling for Extending Lifetime of Phase Change Memory in Embedded Systems., , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 33 (10): 1450-1462 (2014)Loop scheduling with timing and switching-activity minimization for VLIW DSP., , , , and . ACM Trans. Design Autom. Electr. Syst., 11 (1): 165-185 (2006)General loop fusion technique for nested loops considering timing and code size., , , and . CASES, page 190-201. ACM, (2004)