( en | de | ru )

 

Disambiguation of "Dasgupta, Pallab"

Author of the publication

copydeleteadd this publication to your clipboard
Critical Load Identification for Load Redistribution Attacks.

, , , and . ISGT Asia, page 76-80. IEEE, (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Shivaji Dasgupta

Shyamal Dasgupta

Subho Dasgupta

Subhoranjan Dasgupta

Shyamal Dasgupta

 

Other publications of authors with the same name

A SAT Based Verification Framework for Wireless LAN Security Policy Management Supported by STRBAC Model., , , and . CNSA, volume 89 of Communications in Computer and Information Science, page 232-241. Springer, (2010)A Spatio-Temporal Role-Based Access Control Model for Wireless LAN Security Policy Management., , and . ICISTM, volume 54 of Communications in Computer and Information Science, page 76-88. Springer, (2010)Differential Fault Analysis Automation., , , and . IACR Cryptology ePrint Archive, (2017)Utility of Pathmax in Partial Order Heuristic Search., , and . Inf. Process. Lett., 55 (6): 317-322 (1995)SMT-Based Verification of Safety-Critical Embedded Control Software., , , , , , and . IEEE Embed. Syst. Lett., 13 (3): 138-141 (2021)BUSpec: A framework for generation of verification aids for standard bus protocol specifications., , , and . Integr., 40 (3): 285-304 (2007)The Notion of Cross Coverage in AMS Design Verification., , , , , and . ASP-DAC, page 217-222. IEEE, (2020)Instrumenting AMS assertion verification on commercial platforms., , , and . ACM Trans. Design Autom. Electr. Syst., 14 (2): 21:1-21:47 (2009)A static verification approach for architectural integration of mixed-signal integrated circuits., , , , and . Integr., 43 (1): 58-71 (2010)Model checking on timed-event structures., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 19 (5): 601-611 (2000)