Author of the publication

Capacitive coupling noise in high-speed VLSI circuits.

, and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 24 (3): 478-488 (2005)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Power-Aware Bus Encoding Techniques for I/O and Data Buses in an Embedded System., and . Journal of Circuits, Systems, and Computers, 11 (4): 351-364 (2002)Power Simulation and Estimation in VLSI Circuits.. The VLSI Handbook, CRC Press, (1999)Stack sizing analysis and optimization for FinFET logic cells and circuits operating in the sub/near-threshold regime., , and . ISQED, page 341-348. IEEE, (2014)Power-aware source routing protocol for mobile ad hoc networks., , and . ISLPED, page 72-75. ACM, (2002)Fast photovoltaic array reconfiguration for partial solar powered vehicles., , , and . ISLPED, page 357-362. ACM, (2014)Dynamic voltage and frequency scaling based on workload decomposition., , and . ISLPED, page 174-179. ACM, (2004)PBMap: A Path Balancing Technology Mapping Algorithm for Single Flux Quantum Logic Circuits., and . CoRR, (2018)Energy-aware Scheduling of Jobs in Heterogeneous Cluster Systems Using Deep Reinforcement Learning., and . CoRR, (2019)BZ-FAD: A Low-Power Low-Area Multiplier Based on Shift-and-Add Architecture., , and . IEEE Trans. Very Large Scale Integr. Syst., 17 (2): 302-306 (2009)A Comparative Study of the Effectiveness of CPU Consolidation Versus Dynamic Voltage and Frequency Scaling in a Virtualized Multicore Server., and . IEEE Trans. Very Large Scale Integr. Syst., 24 (6): 2103-2116 (2016)