( en | de | ru )

 

Disambiguation of "Carloni, Luca P."

Author of the publication

copydeleteadd this publication to your clipboard
Design, Implementation, and Validation of a New Class of Interface Circuits for Latency-Insensitive Design.

, , , and . MEMOCODE, page 13-22. IEEE Computer Society, (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Olivier Carloni

Luca Rizzini

Luca Tranchini

Luca Tuninetti

Alfonz Luca

 

Other publications of authors with the same name

Agile SoC Development with Open ESP., , , , , , , , and . CoRR, (2020)Accelerator Memory Reuse in the Dark Silicon Era., , , , and . IEEE Comput. Archit. Lett., 13 (1): 9-12 (2014)Topology-Based Optimization of Maximal Sustainable Throughput in a Latency-Insensitive System., and . DAC, page 410-415. IEEE, (2007)On-chip communication design: roadblocks and avenues., and . CODES+ISSS, page 75-76. ACM, (2003)Broadening the exploration of the accelerator design space in embedded scalable platforms., , , and . HPEC, page 1-7. IEEE, (2017)Exact Minimization of Binary Decision Diagrams Using Implicit Techniques., , , and . IEEE Trans. Computers, 47 (11): 1282-1296 (1998)Flexible filters: load balancing through backpressure for stream programs., and . EMSOFT, page 205-214. ACM, (2009)Exploiting Private Local Memories to Reduce the Opportunity Cost of Accelerator Integration., , and . ICS, page 27:1-27:12. ACM, (2016)COSMOS: Coordination of High-Level Synthesis and Memory Optimization for Hardware Accelerators., , , and . ACM Trans. Embed. Comput. Syst., 16 (5s): 150:1-150:22 (2017)Tag machines., , , and . EMSOFT, page 255-263. ACM, (2005)