( en | de | ru )

 

Disambiguation of "Villa, Tiziano"

Author of the publication

copydeleteadd this publication to your clipboard
Exact Minimization of Binary Decision Diagrams Using Implicit Techniques.

, , , and . IEEE Trans. Computers, 47 (11): 1282-1296 (1998)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Tiziano Zito

Tiziano Barberi

Tiziano Parriani

Tiziano Panico

Valentina Villa

 

Other publications of authors with the same name

Model matching for finite-state machines., , and . IEEE Trans. Automat. Contr., 46 (11): 1726-1743 (2001)Ariadne: Dominance Checking of Nonlinear Hybrid Automata Using Reachability Analysis., , , , , and . RP, volume 7550 of Lecture Notes in Computer Science, page 79-91. Springer, (2012)Synthesis of Multilevel Boolean Networks., , , , and . Boolean Models and Methods, Cambridge University Press, (2010)Symbolic two-level minimization., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 16 (7): 692-708 (1997)Theory and algorithms for state minimization of nondeterministic FSMs., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 16 (11): 1311-1322 (1997)Synthesis of P-circuits for logic restructuring., , , , and . Integr., 45 (3): 282-293 (2012)FSM Encoding for BDD Representations., , , and . Int. J. Appl. Math. Comput. Sci., 17 (1): 113-124 (2007)Boolean Minimization of Projected Sums of Products via Boolean Relations., , , and . IEEE Trans. Computers, 68 (9): 1269-1282 (2019)Exploiting Symmetrization and D-Reducibility for Approximate Logic Synthesis., , and . IEEE Trans. Computers, 71 (1): 121-133 (2022)Automated Verification of Noisy Nonlinear Cyber-Physical Systems with Ariadne., , and . OVERLAY@AI*IA, volume 2509 of CEUR Workshop Proceedings, page 29-34. CEUR-WS.org, (2019)