Author of the publication

Unified Technology Optimization Platform using Integrated Analysis (UTOPIA) for holistic technology, design and system co-optimization at amp;lt;= 7nm nodes

, , , , , , , , , , , , , and . IEEE Symposium on VLSI Circuits (VLSI-Circuits), page 1-2. (June 2016)
DOI: 10.1109/VLSIC.2016.7573515

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Improved Template-Matching-based FRUC Method in Inter-Frame Video Coding., , , , , and . BMSB, page 1-5. IEEE, (2018)Boundary of the volume swept by a free-form solid in screw motion., , , , and . Comput. Aided Des., 39 (9): 745-755 (2007)From System-on-Chip (SoC) to System on Multi-Chip (SoMC) architectures: Scaling integrated systems beyond the limitations of deep-submicron single chip technologies., , , , , , , , , and 2 other author(s). VLSI Technology and Circuits, page 1-2. IEEE, (2022)A deterministic way of planning and controlling biped walking of LOCH humanoid robot., , , , , , , and . Ind. Robot, 36 (4): 314-325 (2009)Self learning of gravity compensation by LOCH humanoid robot., , , , , , , and . Humanoids, page 320-325. IEEE, (2008)Unified Technology Optimization Platform using Integrated Analysis (UTOPIA) for holistic technology, design and system co-optimization at amp;lt;= 7nm nodes, , , , , , , , , and 4 other author(s). IEEE Symposium on VLSI Circuits (VLSI-Circuits), page 1-2. (June 2016)Front-side and Back-side Power Delivery Network Guidelines for 2nm node High Perf Computing and Mobile SoC applications., , , , , , , , , and . VLSI Technology and Circuits, page 1-2. IEEE, (2023)