Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

No persons found for author name Chandramoorthy, Nandhini
add a person with the name Chandramoorthy, Nandhini
 

Other publications of authors with the same name

Energy Efficiency Boost in the AI-Infused POWER10 Processor., , , , , , , , , and 16 other author(s). ISCA, page 29-42. IEEE, (2021)Bit Error Robustness for Energy-Efficient DNN Accelerators., , , and . MLSys, mlsys.org, (2021)BoFL: bayesian optimized local training pace control for energy efficient federated learning., , , , , , , , and . Middleware, page 188-201. ACM, (2022)System-On-Chip for Biologically Inspired Vision Applications., , , , , , , and . IPSJ Trans. Syst. LSI Des. Methodol., (2012)Resilient Low Voltage Accelerators for High Energy Efficiency., , , , , , , , and . HPCA, page 147-158. IEEE, (2019)Accelerating Multiresolution Gabor Feature Extraction for Real Time Vision Applications., , , and . J. Signal Process. Syst., 76 (2): 149-168 (2014)Random and Adversarial Bit Error Robustness: Energy-Efficient and Secure DNN Accelerators., , , and . IEEE Trans. Pattern Anal. Mach. Intell., 45 (3): 3632-3647 (March 2023)A Scalable Methodology for Agile Chip Development with Open-Source Hardware Components., , , , , , , , , and 8 other author(s). ICCAD, page 20:1-20:9. ACM, (2022)GaaS-X: Graph Analytics Accelerator Supporting Sparse Data Representation using Crossbar Architectures., , , , , , , and . ISCA, page 433-445. IEEE, (2020)BRAVO: Balanced Reliability-Aware Voltage Optimization., , , , , and . HPCA, page 97-108. IEEE Computer Society, (2017)