( en | de | ru )

 

Disambiguation of "Amano, Hideharu"

Author of the publication

copydeleteadd this publication to your clipboard
Power Optimization Considering the Chip Temperature of Low Power Reconfigurable Accelerator CMA-SOTB.

, , , and . CANDAR, page 21-29. IEEE Computer Society, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Hideharu Umehara

Kyoko Amano

Yu Amano

Shun'ichi Amano

 

Other publications of authors with the same name

3-D NoC on Inductive Wireless Interconnect., , , and . 3D Integration for NoC-based SoC Architectures, Springer, (2011)Adaptive Routing on the Recursive Diagonal Torus., , , and . ISHPC, volume 1336 of Lecture Notes in Computer Science, page 171-182. Springer, (1997)Performance evaluation of WASMII: a data driven computer on a virtual hardware., and . PARLE, volume 694 of Lecture Notes in Computer Science, page 610-621. Springer, (1993)Geyser., , , , , and . Handbook of Energy-Aware and Green Computing, Chapman and Hall/CRC, (2012)Foreword.. IEICE Trans. Inf. Syst., 95-D (12): 2749 (2012)A Port Combination Methodology for Application-Specific Networks-on-Chip on FPGAs., , , and . IEICE Trans. Inf. Syst., 90-D (12): 1914-1922 (2007)A Leakage Efficient Instruction TLB Design for Embedded Processors., , , , , and . IEICE Trans. Inf. Syst., 94-D (8): 1565-1574 (2011)Proxy Responses by FPGA-Based Switch for MapReduce Stragglers., , , and . IEICE Trans. Inf. Syst., 101-D (9): 2258-2268 (2018)An Automatic Mixed Software Hardware Pipeline Builder for CPU-FPGA Platforms., , and . CoRR, (2014)Low Latency High Bandwidth Message Transfer Mechanisms for a Network Interface Plugged into a Memory Slot., , , , , , and . Clust. Comput., 5 (1): 7-17 (2002)