Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Using Design-Level Scan to Improve FPGA Design Observability and Controllability for Functional Verification., , , and . FPL, volume 2147 of Lecture Notes in Computer Science, page 483-492. Springer, (2001)Distributed-Memory Based FPGA Debug: Design Timing Impact., and . FPT, page 350-353. IEEE, (2018)Designing and Debugging Custom Computing Applications., , and . IEEE Des. Test Comput., 17 (1): 20-28 (2000)Using Novel Configuration Techniques for Accelerated FPGA Aging., , , , , and . FPL, page 169-175. IEEE, (2020)Using Physical and Functional Comparisons to Assure 3rd-Party IP for Modern FPGAs., , , and . IVSW, page 80-86. IEEE, (2018)Comparing fine-grained performance on the Ambric MPPA against an FPGA., , , and . FPL, page 174-179. IEEE, (2009)New approaches for in-system debug of behaviorally-synthesized FPGA circuits., and . FPL, page 1-6. IEEE, (2014)Run-Time Reconfiguration: A method for enhancing the functional density of SRAM-based FPGAs., and . VLSI Signal Processing, 12 (1): 67-86 (1996)The flexibility of configurable computing., and . IEEE Signal Process. Mag., 15 (5): 67-84 (1998)A dynamic instruction set computer., and . FCCM, page 99-109. IEEE Computer Society, (1995)