( en | de | ru )

 

Disambiguation of "Zhou, Dian"

Author of the publication

copydeleteadd this publication to your clipboard
C-YES: An Efficient Parametric Yield Estimation Approach for Analog and Mixed-Signal Circuits Based on Multicorner-Multiperformance Correlations.

, , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 36 (6): 899-912 (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Dian Handayani

Zhou Zhou

Mahmud Dianati

Nadja Diane

Marco Alberto Diana

 

Other publications of authors with the same name

Efficient SVM-based hotspot detection using spectral clustering., , , and . ISCAS, page 1-4. IEEE, (2017)Batch Bayesian Optimization via Multi-objective Acquisition Ensemble for Automated Analog Circuit Design., , , , and . ICML, volume 80 of Proceedings of Machine Learning Research, page 3312-3320. PMLR, (2018)Optimization and Quality Estimation of Circuit Design via Random Region Covering Method., , , and . ACM Trans. Design Autom. Electr. Syst., 23 (1): 1:1-1:25 (2017)LVS verification across multiple power domains for a quad-core microprocessor., , , , , , and . ACM Trans. Design Autom. Electr. Syst., 11 (2): 490-500 (2006)Correlated Rare Failure Analysis via Asymptotic Probability Evaluation., , , , , and . DAC, page 54:1-54:6. ACM, (2017)Application of Deep Learning Algorithm in Feature Mining and Rapid Identification of Colorectal Image., , , , and . IEEE Access, (2020)An Efficient Bayesian Optimization Approach for Analog Circuit Synthesis via Sparse Gaussian Process Modeling., , , , , and . DATE, page 67-72. IEEE, (2020)Efficient Rare Failure Analysis Over Multiple Corners via Correlated Bayesian Inference., , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 39 (10): 2029-2041 (2020)Routing in general junctions., and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 8 (11): 1174-1184 (1989)Efficient Spatial Variation Modeling of Nanoscale Integrated Circuits Via Hidden Markov Tree., , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 35 (6): 971-984 (2016)