Author of the publication

A 40nm RRAM Compute-in-Memory Macro with Parallelism-Preserving ECC for Iso-Accuracy Voltage Scaling.

, , , and . ESSCIRC, page 101-104. IEEE, (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A Runtime Reconfigurable Design of Compute-in-Memory-Based Hardware Accelerator for Deep Learning Inference., , , , and . ACM Trans. Design Autom. Electr. Syst., 26 (6): 45:1-45:18 (2021)Neuro-Inspired Computing With Emerging Nonvolatile Memorys.. Proc. IEEE, 106 (2): 260-285 (2018)Optimization Strategies for Digital Compute-in-Memory from Comparative Analysis with Systolic Array., , and . AICAS, page 1-5. IEEE, (2023)Enabling Ultra-Low Power Ultrasound Imaging with Compute-in-Memory Sparse Reconstruction Accelerator., , , , , and . BioCAS, page 1-5. IEEE, (2023)Mitigating Effects of Non-ideal Synaptic Device Characteristics for On-chip Learning., , , , , , , , and . ICCAD, page 194-199. IEEE, (2015)A Thousand State Superlattice(SL) FEFET Analog Weight Cell., , , , , , , and . VLSI Technology and Circuits, page 242-243. IEEE, (2022)Determination of Domain Wall Velocity and Nucleation Time by Switching Dynamics Studies of Ferroelectric Hafnium Zirconium Oxide., , , , , , , and . VLSI Technology and Circuits, page 338-339. IEEE, (2022)CLUE: Cross-Layer Uncertainty Estimator for Reliable Neural Perception using Processing-in-Memory Accelerators., , , , and . IJCNN, page 1-8. IEEE, (2023)Design and optimization of a strong PUF exploiting sneak paths in resistive cross-point array., , and . ISCAS, page 1-4. IEEE, (2017)Overview of resistive switching memory (RRAM) switching mechanism and device modeling.. ISCAS, page 2017-2020. IEEE, (2014)