Author of the publication

4.2 A 12nm Autonomous-Driving Processor with 60.4TOPS, 13.8TOPS/W CNN Executed by Task-Separated ASIL D Control.

, , , , , , , , , , , and . ISSCC, page 56-58. IEEE, (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

High Performance Java Hardware Engine and Software Kernel for Embedded Systems., , , and . VLSI-SOC, volume 218 of IFIP Conference Proceedings, page 109-120. Kluwer, (2001)Architecture of IEEE802.11i Cipher Algorithms for Embedded Systems., , , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 88-A (4): 899-906 (2005)A 342 mW Mobile Application Processor With Full-HD Multi-Standard Video Codec and Tile-Based Address-Translation Circuits., , , , , , , , , and 4 other author(s). IEEE J. Solid State Circuits, 45 (1): 59-68 (2010)Development of full-HD multi-standard video CODEC IP based on heterogeneous multiprocessor architecture., , , , , , , , , and . ASP-DAC, page 528-534. IEEE, (2009)A 12-nm Autonomous Driving Processor With 60.4 TOPS, 13.8 TOPS/W CNN Executed by Task-Separated ASIL D Control., , , , , , , , , and 1 other author(s). IEEE J. Solid State Circuits, 57 (1): 115-126 (2022)Implementation of Java Accelerator for High-Performance Embedded Systems., , , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 86-A (12): 3079-3088 (2003)Solar Power Plant Detection on Multi-Spectral Satellite Imagery using Convolutional Neural Networks with Feedback Model and m-PCNN Fusion., , , , and . CoRR, (2017)End-to-End Monocular Vanishing Point Detection Exploiting Lane Annotations., , , and . CoRR, (2021)Moon observations for small satellite radiometric calibration., , , and . IGARSS, page 3529-3532. IEEE, (2017)A 256 mW 40 Mbps Full-HD H.264 High-Profile Codec Featuring a Dual-Macroblock Pipeline Architecture in 65 nm CMOS., , , , , , , , , and 2 other author(s). IEEE J. Solid State Circuits, 44 (4): 1184-1191 (2009)