Author of the publication

Equalization scheme analysis for high-density spin transfer torque random access memory.

, , , , , and . ISOCC, page 99-100. IEEE, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Data-Cell-Variation-Tolerant Dual-Mode Sensing Scheme for Deep Submicrometer STT-RAM., , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 65-I (1): 163-174 (2018)Analysis on Sensing Yield of Voltage Latched Sense Amplifier for Low Power DRAM., , , and . PRIME, page 65-68. IEEE, (2018)Offset-Canceling Single-Ended Sensing Scheme With One-Bit-Line Precharge Architecture for Resistive Nonvolatile Memory in 65-nm CMOS., , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 27 (11): 2548-2555 (2019)Imbalance-Tolerant Bit-Line Sense Amplifier for Dummy-Less Open Bit-Line Scheme in DRAM., , and . IEEE Trans. Circuits Syst. I Regul. Pap., 68 (6): 2546-2554 (2021)Latch Offset Cancellation Sense Amplifier for Deep Submicrometer STT-RAM., , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 62-I (7): 1776-1784 (2015)A 10T-4MTJ Nonvolatile Ternary CAM Cell for Reliable Search Operation and a Compact Area., , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 64-II (6): 700-704 (2017)Reference-circuit analysis for high-bandwidth spin transfer torque random access memory., , , , and . ISLPED, page 365-370. IEEE, (2015)A Sneak Current Compensation Scheme With Offset Cancellation Sensing Circuit for ReRAM-Based Cross-Point Memory Array., , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 69 (4): 1583-1594 (2022)Environmental-Variation-Tolerant Magnetic Tunnel Junction-Based Physical Unclonable Function Cell With Auto Write-Back Technique., , , and . IEEE Trans. Inf. Forensics Secur., (2021)A Decoder for Short BCH Codes With High Decoding Efficiency and Low Power for Emerging Memories., , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 27 (2): 387-397 (2019)