( en | de | ru )

 

Disambiguation of "Martinelli, Michele"

Author of the publication

copydeleteadd this publication to your clipboard
Large Scale Low Power Computing System - Status of Network Design in ExaNeSt and EuroExa Projects.

, , , , , , , , , , , , and . PARCO, volume 32 of Advances in Parallel Computing, page 750-759. IOS Press, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Luisa Martinelli

Alessandro Martinelli

Bruno Martinelli

Andrés Martinelli

Michele Galletti

 

Other publications of authors with the same name

Real-Time Cortical Simulations: Energy and Interconnect Scaling on Distributed Systems., , , , , , , , , and 4 other author(s). PDP, page 283-290. IEEE, (2019)Power, Energy and Speed of Embedded and Server Multi-Cores applied to Distributed Simulation of Spiking Neural Networks: ARM in NVIDIA Tegra vs Intel Xeon quad-cores., , , , , , , , , and . CoRR, (2015)Next generation of Exascale-class systems: ExaNeSt project and the status of its interconnect and storage development., , , , , , , , , and 9 other author(s). Microprocess. Microsystems, (2018)APEIRON: composing smart TDAQ systems for high energy physics experiments., , , , , , , , , and 4 other author(s). CoRR, (2023)Power-Efficient Computing: Experiences from the COSA Project., , , , , , , , , and 8 other author(s). Sci. Program., (2017)RED-SEA: Network Solution for Exascale Architectures., , , , , , , , , and 58 other author(s). DSD, page 712-719. IEEE, (2022)The Brain on Low Power Architectures - Efficient Simulation of Cortical Slow Waves and Asynchronous States., , , , , , , , , and 3 other author(s). CoRR, (2018)Real-time cortical simulations: energy and interconnect scaling on distributed systems., , , , , , , , , and 4 other author(s). CoRR, (2018)Towards EXtreme scale technologies and accelerators for euROhpc hw/Sw supercomputing applications for exascale: The TEXTAROSSA approach., , , , , , , , , and 46 other author(s). Microprocess. Microsystems, (November 2022)Dynamic many-process applications on many-tile embedded systems and HPC clusters: The EURETILE programming environment and execution platforms., , , , , , , , , and 11 other author(s). J. Syst. Archit., (2016)