Author of the publication

Exploring the speedups of embedded microprocessor systems utilizing a high-performance coprocessor data-path.

, , and . J. Supercomput., 39 (3): 251-271 (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A high-throughput, memory efficient architecture for computing the tile-based 2D discrete wavelet transform for the JPEG2000., , , and . Integr., 39 (1): 1-11 (2005)An early memory hierarchy evaluation simulator for multimedia applications., , and . Microprocess. Microsystems, 38 (1): 31-41 (2014)Design space exploration of an optimized compiler approach for a generic reconfigurable array architecture., , and . J. Supercomput., 40 (2): 127-157 (2007)A Compiler Method for Memory-Conscious Mapping of Applications on Coarse-Grained Reconfigurable Architectures., , and . IPDPS, IEEE Computer Society, (2005)Mapping DSP applications on processor/coarse-grain reconfigurable array architectures., , and . ISCAS, IEEE, (2006)Resource constrained modulo scheduling for coarse-grained reconfigurable arrays., , and . ISCAS, IEEE, (2006)Compiler-Directed Data Locality Optimization in MATLAB., , , and . SCOPES, page 6-9. ACM, (2016)Partitioning Methodology for Heterogeneous Reconfigurable Functional Units., , and . J. Supercomput., 38 (1): 17-34 (2006)Early Evaluation of Implementation Alternatives of Composite Data Structures Toward Maintainability., , and . ACM Trans. Softw. Eng. Methodol., 26 (2): 8:1-8:44 (2017)Experimental (raw) Data of Statistical Comparison Between Formal and Simulated Models' Outcomes for CIBI vs. CVP General Problem., , and . (May 2020)