Author of the publication

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Using Hardware Transactional Memory for High-Performance Computing.

K. Ljungkvist, M. Tillenius, D. Black-Schaffer, S. Holmgren, M. Karlsson, and E. Larsson. IPDPS Workshops, page 1660-1667. IEEE, (2011)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Ilse Black

James Black

Christian Black

Martin Black

Pascal Black

Other publications of authors with the same name

An Energy-Efficient Processor Architecture for Embedded Systems.J. Balfour, W. Dally, D. Black-Schaffer, V. Parikh, and J. Park. IEEE Comput. Archit. Lett., 7 (1): 29-32 (2008)Delay and Bypass: Ready and Criticality Aware Instruction Scheduling in Out-of-Order Processors.M. Alipour, S. Kaxiras, D. Black-Schaffer, and R. Kumar. HPCA, page 424-434. IEEE, (2020)StatTask: reuse distance analysis for task-based applications.G. Ceballos, E. Hagersten, and D. Black-Schaffer. RAPIDO@HiPEAC, page 1:1-1:7. ACM, (2015)Every walk's a hit: making page walks single-access cache hits.C. Park, I. Vougioukas, A. Sandberg, and D. Black-Schaffer. ASPLOS, page 128-141. ACM, (2022)TaskInsight: Understanding Task Schedules Effects on Memory and Performance.G. Ceballos, T. Grass, A. Hugo, and D. Black-Schaffer. PMAM@PPoPP, page 11-20. ACM, (2017)Register pointer architecture for efficient embedded processors.J. Park, S. Park, J. Balfour, D. Black-Schaffer, C. Kozyrakis, and W. Dally. DATE, page 600-605. EDA Consortium, San Jose, CA, USA, (2007)Modeling and optimizing NUMA effects and prefetching with machine learning.I. Barrera, D. Black-Schaffer, M. Casas, M. Moretó, A. Stupnikova, and M. Popov. ICS, page 34:1-34:13. ACM, (2020)A Reusable Characterization of the Memory System Behavior of SPEC2017 and SPEC2006.M. Hassan, C. Park, and D. Black-Schaffer. ACM Trans. Archit. Code Optim., 18 (2): 24:1-24:20 (2021)FIFOrder MicroArchitecture: Ready-Aware Instruction Scheduling for OoO Processors.M. Alipour, R. Kumar, S. Kaxiras, and D. Black-Schaffer. DATE, page 716-721. IEEE, (2019)Hierarchical Instruction Register Organization.D. Black-Schaffer, J. Balfour, W. Dally, V. Parikh, and J. Park. IEEE Comput. Archit. Lett., 7 (2): 41-44 (2008)

BibSonomy

Disambiguation of "Black-Schaffer, David"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Using Hardware Transactional Memory for High-Performance Computing.

Please choose a person to relate this publication to

Ilse Black

James Black

Christian Black

Martin Black

Pascal Black

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Black-Schaffer, David"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML Using Hardware Transactional Memory for High-Performance Computing.

Please choose a person to relate this publication to

Ilse Black

James Black

Christian Black

Martin Black

Pascal Black

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

Using Hardware Transactional Memory for High-Performance Computing.