Author of the publication

Low-noise ASIC and New Layout of Multipolar Electrode for both High ENG Selectivity and Parasitic Signal Rejection.

, , , , , and . ICECS, page 74-77. IEEE, (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A-to-D converters static error detection from dynamic parameter measurement., , , , and . Microelectron. J., 34 (10): 945-953 (2003)New implantable stimulator for the FES of paralyzed muscles., , , , and . ESSCIRC, page 455-458. IEEE, (2004)A New Methodology For ADC Test Flow Optimization., , , , and . ITC, page 201-209. IEEE Computer Society, (2003)Formal analysis of high-performance stabilized active-input current mirror., , , , and . ISCAS, page 1-4. IEEE, (2017)A Low-Cost Adaptive Ramp Generator for Analog BIST Applications., , , , and . VTS, page 266-271. IEEE Computer Society, (2001)Digital Test Method for Embedded Converters with Unknown-Phase Harmonics., , , , , and . J. Electron. Test., 27 (3): 335-350 (2011)European Network for Test Education., , , , , and . DELTA, page 230-234. IEEE Computer Society, (2002)Exploring the limit of ENG spatio-temporal filtering for velocity-selectivity., , , , and . NER, page 585-588. IEEE, (2015)Änalogue Network of Converters": A DFT Technique to Test a Complete Set of ADCs and DACs Embedded in a Complex SiP or SOC., , , , , and . ETS, page 211-216. IEEE Computer Society, (2007)A Low Cost Alternative Method for Harmonics Estimation in a BIST Context., , , , , , , and . ETS, page 193-198. IEEE Computer Society, (2006)