From post

A phase-aware single channel speech enhancement technique using separate bayesian estimators for voiced and unvoiced regions with digital hearing aid application.

, , и . HealthCom, стр. 336-341. IEEE, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

 

Другие публикации лиц с тем же именем

Low-Delay Parallel Architecture for Fractal Image Compression., , и . CSSP, 35 (3): 897-917 (2016)VLSI Friendly Framework for Scalable Video Coding based on Compressed Sensing., , , и . CoRR, (2016)Tensor-Train Long Short-Term Memory for Monaural Speech Enhancement., , и . CoRR, (2018)Low power VLSI architectures for one bit transformation based fast motion estimation., и . IEEE Trans. Consumer Electronics, 56 (4): 2652-2660 (2010)VLSI design of fast fractal image encoder., , и . VDAT, стр. 1-2. IEEE, (2014)Efficient VLSI design of adaptive rood pattern search algorithm for motion estimation of high definition videos., , , , и . Microprocess. Microsystems, (2016)Improved single channel phase-aware speech enhancement technique for low signal-to-noise ratio signal., , и . IET Signal Process., 10 (6): 641-650 (2016)An Efficient Constant Multiplier Architecture Based on Vertical-Horizontal Binary Common Sub-expression Elimination Algorithm for Reconfigurable FIR Filter Synthesis., , и . IEEE Trans. Circuits Syst. I Regul. Pap., 62-I (4): 1071-1080 (2015)A Computationally Efficient Reconfigurable Constant Multiplication Architecture Based on CSD Decoded Vertical-Horizontal Common Sub-Expression Elimination Algorithm., , и . IEEE Trans. Circuits Syst. I Regul. Pap., 65-I (1): 130-140 (2018)Embedding delay-based physical unclonable functions in networks-on-chip., , , и . IET Circuits Devices Syst., 15 (1): 27-41 (2021)