( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A 64-bit carry look ahead adder using pass transistor BiCMOS gates.

, , , , и . IEEE J. Solid State Circuits, 31 (6): 810-818 (1996)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Kenichi Shinohara

Hirofumi Ishihara

Hirofumi Hosokawa

Hirofumi Kumazawa

Hirofumi Ueda

 

Другие публикации лиц с тем же именем

A BiCMOS wired-OR logic., , , , и . IEEE J. Solid State Circuits, 30 (6): 622-628 (июня 1995)Accurate Nanopower Supply-Insensitive CMOS Unit Vth Extractor and αVth Extractor with Continuous Variety., , , , и . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 100-A (5): 1145-1155 (2017)Design of a Sensorless Controller Synthesized by Robust H∞ Control for Boost Converters., , , и . IEICE Trans. Commun., 99-B (2): 356-363 (2016)Large Within-Die Gate Delay Variations in Sub-Threshold Logic Circuits at Low Temperature., , , , , , , и . IEEE Trans. Circuits Syst. II Express Briefs, 59-II (12): 918-921 (2012)Increase of Crosstalk Noise Due to Imbalanced Threshold Voltage Between nMOS and pMOS in Subthreshold Logic Circuits., , , , , и . IEEE J. Solid State Circuits, 48 (8): 1986-1994 (2013)60% Cycle time acceleration, 55% energy reduction, 32Kbit SRAM by auto-selective boost (ASB) scheme for slow memory cells in random variations., , , , , и . ESSCIRC, стр. 317-320. IEEE, (2012)A 2.17-pJ/b 5b-Response Attack-Resistant Strong PUF with Enhanced Statistical Performance., , , , и . ESSCIRC, стр. 513-516. IEEE, (2022)A Perpetuum Mobile 32bit CPU with 13.4pJ/cycle, 0.14µA sleep current using Reverse Body Bias Assisted 65nm SOTB CMOS technology., , , , , , , , , и 15 other автор(ы). COOL Chips, стр. 1-3. IEEE Computer Society, (2014)A 8.8-ns 54 54-Bit Multiplier Using New Redundant Binary Architecture., , и . ICCD, стр. 202-205. IEEE Computer Society, (1993)Post-silicon programmed body-biasing platform suppressing device variability in 45 nm CMOS technology., , , , , и . ISLPED, стр. 15-20. ACM, (2008)