( en | de | ru )

 

Disambiguation of "Biagioni, Andrea"

Author of the publication

copydeleteadd this publication to your clipboard
A hierarchical watchdog mechanism for systemic fault awareness on distributed systems.

, , , , , , , , , and . Future Gener. Comput. Syst., (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Andrea Witzenrath

Risikofaktoren für abdominelle Komplikationen nach kardiopulmonalem Bypass. Uni Erlangen-Nürnberg, (2009)

Andrea Rottach

Analysis of the cell cycle dependent dynamics of Dnmt1 and Np95 in living cells. Uni München, (2009)

Andrea Hruby

Die MAPKKK Bck1p des Zellwand-Integritätssignalwegs in der Bäckerhefe Saccharomyces cerevisiae. Uni Münster, (2009)

Michaela Andrea Fingas

Resultate nach radikaler Prostatektomie bei Patienten mit einem Prostatakarzinom Gleason 7-10. Uni Marburg, (2009)

Andrea Krause

 

Other publications of authors with the same name

Distributed simulation of polychronous and plastic spiking neural networks: strong and weak scaling of a representative mini-application benchmark executed on a small-scale commodity cluster., , , , , , , , , and . CoRR, (2013)Design and implementation of a modular, low latency, fault-aware, FPGA-based network interface., , , , , , , , , and . ReConFig, page 1-6. IEEE, (2013)ASIP acceleration for virtual-to-physical address translation on RDMA-enabled FPGA-based network interfaces., , , , , , , , , and 2 other author(s). Future Gener. Comput. Syst., (2015)Real-Time Cortical Simulations: Energy and Interconnect Scaling on Distributed Systems., , , , , , , , , and 4 other author(s). PDP, page 283-290. IEEE, (2019)NaNet: a Low-Latency, Real-Time, Multi-Standard Network Interface Card with GPUDirect Features., , , , , , , , , and 7 other author(s). CoRR, (2014)Scaling to 1024 software processes and hardware cores of the distributed simulation of a spiking neural network including up to 20G synapses., , , , , , , , , and . CoRR, (2015)Large Scale Low Power Computing System - Status of Network Design in ExaNeSt and EuroExa Projects., , , , , , , , , and 3 other author(s). CoRR, (2018)The ExaNeSt Project: Interconnects, Storage, and Packaging for Exascale Systems., , , , , , , , , and 17 other author(s). DSD, page 60-67. IEEE Computer Society, (2016)Gaussian and Exponential Lateral Connectivity on Distributed Spiking Neural Network Simulation., , , , , , , , , and 3 other author(s). PDP, page 658-665. IEEE Computer Society, (2018)The INFN COSA Project: Low-Power Computing and Storage., , , , , , , , , and 9 other author(s). PARCO, volume 32 of Advances in Parallel Computing, page 770-779. IOS Press, (2017)