( en | de | ru )

 

Disambiguation of "Vasudevan, Dilip P."

Author of the publication

copydeleteadd this publication to your clipboard
Towards an Integrated Strategy to Preserve Digital Computing Performance Scaling Using Emerging Technologies.

, , , , and . ISC Workshops, volume 10524 of Lecture Notes in Computer Science, page 115-123. Springer, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Ramaswami Vasudevan

N Vasudevan

Dilip Maitra

Anju Vasudevan

Desikachari Vasudevan

 

Other publications of authors with the same name

Synthesis of Nanoelectronic Circuits on Delay-Insensitive Cellular Arrays., and . DELTA, page 149-156. IEEE Computer Society, (2006)On the Effect of Stuck-at Faults on Delay-insensitive Nanoscale Circuits., , and . DFT, page 371-379. IEEE Computer Society, (2005)A Technique for Modular Design of Self-Checking Carry-Select Adder., and . DFT, page 325-333. IEEE Computer Society, (2005)PARADISE - Post-Moore Architecture and Accelerator Design Space Exploration Using Device Level Simulation and Experiments., , , and . ISPASS, page 139-140. IEEE, (2019)Towards an Integrated Strategy to Preserve Digital Computing Performance Scaling Using Emerging Technologies., , , , and . ISC Workshops, volume 10524 of Lecture Notes in Computer Science, page 115-123. Springer, (2017)3D photonics as enabling technology for deep 3D DRAM stacking., , , , , , and . MEMSYS, page 206-221. ACM, (2019)Design and analysis of a novel 8T SRAM cell for adiabatic and non-adiabatic operations., , , , and . ICECS, page 434-437. IEEE, (2010)Ultra Low Power Booth Multiplier Using Asynchronous Logic., , , and . ASYNC, page 81-88. IEEE Computer Society, (2012)Design of a Low Power, Sub-Threshold, Asynchronous Arithmetic Logic Unit Using a Bidirectional Adder., , , and . DSD, page 301-308. IEEE Computer Society, (2011)Static Average Case Power Estimation Technique for Block Ciphers., , , , and . DSD, page 689-696. IEEE Computer Society, (2010)