( en | de | ru )

 

Disambiguation of "Ali, Mustafa Fayez"

Author of the publication

copydeleteadd this publication to your clipboard
Compute-in-Memory Technologies and Architectures for Deep Learning Workloads.

, , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 30 (11): 1615-1630 (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Mustafa Âli

Ali Mustafa

Mustafa Ali

Mustafa Haj-Ali

Fayez Mahmoud Ali Ahmed

 

Other publications of authors with the same name

Dynamic Read Current Sensing With Amplified Bit-Line Voltage for STT-MRAMs., , and . IEEE Trans. Circuits Syst. II Express Briefs, 67-II (3): 551-555 (2020)In-Memory Computing in Emerging Memory Technologies for Machine Learning: An Overview., , , , and . DAC, page 1-6. IEEE, (2020)Resistive Crossbars as Approximate Hardware Building Blocks for Machine Learning: Opportunities and Challenges., , , , , , , , and . Proc. IEEE, 108 (12): 2276-2310 (2020)PIM-DRAM: Accelerating Machine Learning Workloads Using Processing in Commodity DRAM., , and . IEEE J. Emerg. Sel. Topics Circuits Syst., 11 (4): 701-710 (2021)In-Memory Low-Cost Bit-Serial Addition Using Commodity DRAM Technology., , and . IEEE Trans. Circuits Syst. I Regul. Pap., 67-I (1): 155-165 (2020)i-SRAM: Interleaved Wordlines for Vector Boolean Operations Using SRAMs., , , , and . IEEE Trans. Circuits Syst., 67-I (12): 4651-4659 (2020)A 65 nm 1.4-6.7 TOPS/W Adaptive-SNR Sparsity-Aware CIM Core with Load Balancing Support for DL workloads., , , , , , and . CICC, page 1-2. IEEE, (2023)Circuits and Architectures for In-Memory Computing-Based Machine Learning Accelerators., , , , and . IEEE Micro, 40 (6): 8-22 (2020)LNS-Madam: Low-Precision Training in Logarithmic Number System Using Multiplicative Weight Update., , , , , , , , and . IEEE Trans. Computers, 71 (12): 3179-3190 (2022)IMPULSE: A 65nm Digital Compute-in-Memory Macro with Fused Weights and Membrane Potential for Spike-based Sequential Learning Tasks., , , , , and . CoRR, (2021)