( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Performance Evaluation of Selected Job Management Systems.

, , , , , , , и . IPDPS, IEEE Computer Society, (2002)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

R. A. A. Bowler

°Ake °Akerström

Mohamed A A Anndif

Eltohamy A A Yousef

A Maranca

 

Другие публикации лиц с тем же именем

Analytical performance comparison of 2D Mesh, WK-recursive, and Spidergon NoCs., , , и . IPDPS Workshops, стр. 1-6. IEEE, (2010)Performance evaluation and design tradeoffs of on-chip interconnect architectures., , , , и . Simul. Model. Pract. Theory, 19 (6): 1496-1505 (2011)Analytical modeling and evaluation of network-on-chip architectures., , , и . HPCS, стр. 615-622. IEEE, (2010)Performance Analysis Techniques in SOC Design., , и . ESA/VLSI, стр. 249-255. CSREA Press, (2004)Analytical modeling and evaluation of On-Chip Interconnects using Network Calculus., , , и . NOCS, стр. 74-79. IEEE Computer Society, (2009)Methodology for adapting on-chip interconnect architectures., , , , и . IET Comput. Digit. Tech., 8 (3): 109-117 (2014)Simulation and Evaluation of On-Chip Interconnect Architectures: 2D Mesh, Spidergon, and WK-Recursive Network., , и . NOCS, стр. 205-206. IEEE Computer Society, (2008)A scalability study of interconnect architectures for System-on-Chip., , , и . HPCS, стр. 300-306. IEEE, (2012)An interconnection architecture for network-on-chip systems., , , и . Telecommun. Syst., 37 (1-3): 137-144 (2008)A Computational Intellegence Approach for Parametrized SoC Optimization., и . ESA/VLSI, стр. 596-600. CSREA Press, (2004)