Author of the publication

Pin 12-Gb LPDDR5 SDRAM With a Hybrid-Bank Architecture, Low Power, and Speed-Boosting Techniques.

C. Lee, H. Chi, J. Heo, J. Park, J. Jang, D. Lee, J. Jung, D. Lee, D. Kim, K. Kim, S. Kim, D. Park, Y. Lim, G. Park, S. Lee, S. Hong, D. Kwon, I. Hwang, B. Na, K. Kim, S. Choi, H. Choi, Hangi-Jung, W. Bae, J. Ihm, S. Bae, N. Kim, and J. Lee. IEEE J. Solid State Circuits, 56 (1): 212-224 (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Yun-sang Kim

Moo Sang Kim

Oh-Sang Kim

Sang-Kyum Kim

Sang Sup Kim

Other publications of authors with the same name

Local Wavelets Decomposition for 3-D Surfaces.Y. Kim, S. Valette, H. Jung, and R. Prost. ICIP (4), page 357-360. IEEE, (1999)Reconfigurable ASIC Implementation of Asynchronous Recurrent Neural Networks.S. Nelson, S. Kim, J. Di, Z. Zhou, Z. Yuan, and G. Sun. ASYNC, page 48-54. IEEE, (2021)Key-point Guided Deformable Image Manipulation Using Diffusion Model.S. Oh, G. Jung, M. Kim, S. Kim, Y. Kim, H. Lee, H. Kwon, and H. Bae. CoRR, (2024)A shift register for depletion-mode oxide TFTs with very low power consumption.K. Park, S. Kim, J. Jang, S. Cho, S. Kim, J. Lee, S. Kim, H. Oh, and J. Kim. IEICE Electron. Express, 10 (21): 20130765 (2013)Timed Automata-Based Rehabilitation Training Game Design for the Affected Lower Extremity of Hemiparetic Patient.G. Jung, S. Kim, S. Jung, S. Byun, and Y. Lee. Trans. Edutainment, (2008)An 8.5-Gb/s/Pin 12-Gb LPDDR5 SDRAM With a Hybrid-Bank Architecture, Low Power, and Speed-Boosting Techniques.C. Lee, H. Chi, J. Heo, J. Park, J. Jang, D. Lee, J. Jung, D. Lee, D. Kim, K. Kim and 18 other author(s). IEEE J. Solid State Circuits, 56 (1): 212-224 (2021)Power-Efficient Fast Write and Hidden Refresh of ReRAM Using an ADC-Based Sense Amplifier.S. Kim, J. Baek, D. Seo, J. Park, J. Chun, and K. Kwon. IEEE Trans. Circuits Syst. II Express Briefs, 60-II (11): 776-780 (2013)Prediction of cognitive impairment via deep learning trained with multi-center neuropsychological test data.M. Kang, S. Kim, D. Na, B. Kim, D. Yang, E. Kim, H. Na, H. Han, J. Lee, J. Kim and 14 other author(s). BMC Medical Informatics Decis. Mak., 19 (1): 231:1-231:9 (2019)Preventing Forklift Front-End Failures: Predicting the Weight Centers of Heavy Objects, Remaining Useful Life Prediction under Abnormal Conditions, and Failure Diagnosis Based on Alarm Rules.J. Lee, Y. Kim, and J. Lee. Sensors, 23 (18): 7706 (September 2023)A Sigma-Delta ADC for Signal Conditioning IC of Automotive Piezo-Resistive Pressure Sensors with over 80 dB SNR.B. Rikan, S. Kim, N. Ahmad, H. Abbasizadeh, M. ur Rehman, K. Shehzad, A. Hejazi, R. Rad, D. Verma, and K. Lee. Sensors, 18 (12): 4199 (2018)

BibSonomy

Disambiguation of "Kim, Sang-Yun"

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

An 8.5-Gb/s/Pin 12-Gb LPDDR5 SDRAM With a Hybrid-Bank Architecture, Low Power, and Speed-Boosting Techniques.

Please choose a person to relate this publication to

Yun-sang Kim

Moo Sang Kim

Oh-Sang Kim

Sang-Kyum Kim

Sang Sup Kim

Other publications of authors with the same name

Disambiguation

BibSonomy

Disambiguation of "Kim, Sang-Yun"

copydeleteadd this publication to your clipboardcommunity posthistory of this postURLDOIBibTeXEndNoteAPAChicagoDIN 1505HarvardMSOffice XML An 8.5-Gb/s/Pin 12-Gb LPDDR5 SDRAM With a Hybrid-Bank Architecture, Low Power, and Speed-Boosting Techniques.

Please choose a person to relate this publication to

Yun-sang Kim

Moo Sang Kim

Oh-Sang Kim

Sang-Kyum Kim

Sang Sup Kim

Other publications of authors with the same name

Disambiguation

copy delete add this publication to your clipboard
community post
history of this post
URL
DOI
BibTeX
EndNote
APA
Chicago
DIN 1505
Harvard
MSOffice XML

An 8.5-Gb/s/Pin 12-Gb LPDDR5 SDRAM With a Hybrid-Bank Architecture, Low Power, and Speed-Boosting Techniques.