( en | de | ru )

 

Disambiguation of "Alioto, Massimo"

Author of the publication

copydeleteadd this publication to your clipboard
A Variability-Tolerant Feedback Technique for Throughput Maximization of Trbgs with Predefined Entropy.

, , , , and . Journal of Circuits, Systems, and Computers, 19 (4): 879-895 (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Massimo Viola

Massimo Malagó

Massimo Tallarida

Massimo Moser

Massimo Busin

 

Other publications of authors with the same name

Energy-Quality Scalable Integrated Circuits and Systems: Continuing Energy Scaling in the Twilight of Moore's Law., , and . IEEE J. Emerg. Sel. Topics Circuits Syst., 8 (4): 653-678 (2018)Modelling of source-coupled logic gates., , and . I. J. Circuit Theory and Applications, 30 (4): 459-477 (2002)Energy Consumption in RC Tree Circuits with Exponential Inputs: An Analytical Model., , and . PATMOS, volume 3728 of Lecture Notes in Computer Science, page 355-363. Springer, (2005)Power Modeling of Precharged Address Bus and Application to Multi-bit DPA Attacks to DES Algorithm., , , and . PATMOS, volume 4148 of Lecture Notes in Computer Science, page 593-602. Springer, (2006)A gate-level strategy to design Carry Select Adders., , and . ISCAS (2), page 465-468. IEEE, (2004)A general model for differential power analysis attacks to static logic circuits., , and . ISCAS, page 3346-3349. IEEE, (2008)Metrics and Design Considerations on the Energy-delay Tradeoff of Digital Circuits., , and . ISCAS, page 3150-3153. IEEE, (2009)26.3 Reconfigurable clock networks for random skew mitigation from subthreshold to nominal voltage., , and . ISSCC, page 440-441. IEEE, (2017)A 595pW 14pJ/Cycle microcontroller with dual-mode standard cells and self-startup for battery-indifferent distributed sensing., , and . ISSCC, page 44-46. IEEE, (2018)Power-delay optimization of D-latch/MUX source coupled logic gates., and . I. J. Circuit Theory and Applications, 33 (1): 65-86 (2005)